



# CXL<sup>™</sup> Consortium Update

Jim Pappas, CXL Chair Siamak Tavallaei, CXL President



#### Introducing the CXL Consortium



#### **CXL Board of Directors**

Industry Open Standard for High Speed Communications

220+ Member Companies

#### **CXL Specification Release Timeline**





## Compute Express Link <sup>™</sup> (CXL<sup>™</sup>) Overview



#### Industry Landscape





#### **Growing Industry Momentum**

- CXL Consortium showcased first public demonstrations of CXL technology at SC'21
- View virtual and live demos from CXL Consortium members here: <u>https://www.computeexpresslink.org/videos</u>
  - Demos showcase CXL usages, including memory development, memory expansion and memory disaggregation



#### **Industry Focal Point**



# CXL is emerging as the industry focal point for coherent IO

- CXL Consortium and OpenCAPI sign letter of intent to transfer OpenCAPI specification and assets to the CXL Consortium
  - Compute Express Link





August 1, 2022, Flash Memory Summit CXL Consortium and OpenCAPI Consortium Sign Letter of Intent to Transfer OpenCAPI Assets to CXL

 In February 2022, CXL Consortium and Gen-Z Consortium signed agreement to transfer Gen-Z specification and assets to CXL Consortium



# Unveiling the CXL 3.0 specification



#### **Press Release**

August 2, 2022, Flash Memory Summit CXL Consortium releases Compute Express Link 3.0 specification to expand fabric capabilities and management

#### Compute Express Link

## **CXL 3.0 Specification**

#### **Industry trends**

- Use cases driving need for higher bandwidth include: high performance accelerators, system memory, SmartNIC and leading edge networking
- CPU core-count increasing: efficiency is declining due to reduced memory capacity and bandwidth per core
- Memory bottlenecks due to CPU pin and thermal constraints
- Need efficient peer-to-peer resource sharing across multiple domains

#### **CXL 3.0 introduces**

- Fabric capabilities
  - Multi-headed and fabric-attached devices
  - Enhanced fabric management
  - Composable disaggregated infrastructure
- Improved capability for better scalability and resource utilization
  - Enhanced memory pooling
  - Multi-level switching
  - New enhanced coherency capabilities
  - Improved software capabilities
- Double the bandwidth
- No added latency over CXL 2.0
- Backward-compatibility with CXL 2.0, CXL 1.1, and CXL 1.0

#### Data Center: Expanding Scope of CXL



#### Multiple Devices of all Types per Root Port



#### Fabric capabilities

- · Multi-headed and fabric-attached devices
- Enhanced fabric management
- Composable disaggregated infrastructure

Each host's root port can connect to more than one device type

#### **Fabrics Overview**



#### Improved capability for better scalability and resource utilization

- Enhanced memory pooling
- Multi-level switching
- New enhanced coherency capabilities
- Improved software capabilities

1 CXL 3.0 enables non-tree architectures

 Each node can be a CXL Host, CXL device or PCIe device

### Switch Cascade/Fanout

#### Supporting vast array of switch topologies



 Multiple switch levels (aka cascade)

> Supports fanout of all device types

#### **Device to Device Comms**



(1) CXL 3.0 enables peer-to-peer communication (P2P)

- within a virtual hierarchy of devices
- Virtual hierarchies are associations of devices that maintains a coherency domain

### **Coherent Memory Sharing**



 Device memory can be shared by all hosts to increase data flow efficiency and improve memory utilization

- 2 Host can have a coherent copy of the shared region or portions of shared region in host cache
- 3 CXL 3.0 defined mechanisms to enforce hardware cache coherency between copies

### **Memory Pooling and Sharing**



Expanded use case showing memory sharing and pooling

2 CXL Fabric Manager is available to setup, deploy, and modify the environment

### CXL 3.0 Specification Feature Summary

Features	CXL 1.0 / 1.1	CXL 2.0	CXL 3.0
Release date	2019	2020	1H 2022
Max link rate	32GTs	32GTs	64GTs
Flit 68 byte (up to 32 GTs)	$\checkmark$	$\checkmark$	$\checkmark$
Flit 256 byte (up to 64 GTs)			$\checkmark$
Type 1, Type 2 and Type 3 Devices	$\checkmark$	$\checkmark$	✓
Memory Pooling w/ MLDs		$\checkmark$	✓
Global Persistent Flush		$\checkmark$	✓
CXL IDE		$\checkmark$	✓
Switching (Single-level)		$\checkmark$	✓
Switching (Multi-level)			$\checkmark$
Direct memory access for peer-to-peer			✓
Enhanced coherency (256 byte flit)			$\checkmark$
Memory sharing (256 byte flit)			$\checkmark$
Multiple Type 1/Type 2 devices per root port			$\checkmark$
Fabric capabilities (256 byte flit)			$\checkmark$





### CXL 3.0: Expanding CXL Use Cases

#### Enabling new usage models

- Memory sharing between hosts and peer devices
- Support for multi-headed devices
- Expanded support for Type-1 and Type-2 devices
- GFAM provides expansion capabilities for current and future memory

Download the CXL 3.0 specification on <u>www.ComputeExpressLink.org</u>



#### **Call to Action**

- Join the CXL Consortium, visit <u>www.computeexpresslink.org/join</u>
- Attend CXL Forum at OCP Global Summit on Thursday, October 20th for a deep-dive into the CXL 3.0 specification
- Engage with us on social media





www.linkedin.com/company/cxl-consortium/



**CXL** Consortium Channel

Thank you!



# Backup